

N-channel 40 V, 5.0 mΩ typ., 80 A SStripFET™ III Power MOSFET in a DPAK package

Datasheet — production data

Features

Type	V_{DSS}	$R_{DS(on)}$ max	I_D	P_D
STD95N4LF3	40 V	< 6.0 mΩ	80 A ⁽¹⁾	110 W

1. Value limited by wire bonding

- 100% avalanche tested
- Logic level drive

Applications

- Switching application
 - Automotive

Description

This device is an N-channel enhancement mode Power MOSFET produced using STMicroelectronics' SStripFET™ III technology, which is specifically designed to minimize on-resistance and gate charge to provide superior switching performance.




Figure 1. Internal schematic diagram




Table 1. Device summary

Order codes	Marking	Package	Packaging
STD95N4LF3	95N4LF3	DPAK	Tape and reel

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source voltage	40	V
V_{GS}	Gate-source voltage	± 16	V
$I_D^{(1)}$	Drain current (continuous) at $T_C = 25^\circ\text{C}$	80	A
I_D	Drain current (continuous) at $T_C = 100^\circ\text{C}$	65	A
$I_{DM}^{(2)}$	Drain current (pulsed)	320	A
P_{TOT}	Total dissipation at $T_C = 25^\circ\text{C}$	110	W
	Derating factor	0.73	W/ $^\circ\text{C}$
$dv/dt^{(3)}$	Peak diode recovery voltage slope	8	V/ns
$E_{AS}^{(4)}$	Single pulse avalanche energy	400	mJ
T_j T_{stg}	Operating junction temperature Storage temperature	-55 to 175	$^\circ\text{C}$

1. Value limited by wire bonding
2. Pulse width limited by safe operating area
3. $I_{SD} \leq 80 \text{ A}$, $di/dt \leq 40 \text{ A}/\mu\text{s}$, $V_{DS} \leq V_{(\text{BR})DSS}$, $T_J \leq T_{JMAX}$
4. Starting $T_J = 25^\circ\text{C}$, $I_D = 40 \text{ A}$, $V_{DD} = 35 \text{ V}$

Table 3. Thermal data

Symbol	Parameter	Value	Unit
$R_{thj-case}$	Thermal resistance junction-case max	1.36	$^\circ\text{C}/\text{W}$
$R_{thj-pcb}^{(1)}$	Thermal resistance junction-pcb max	50	$^\circ\text{C}/\text{W}$

1. When mounted on 1inch² FR-4 2Oz Cu board

2 Electrical characteristics

($T_{CASE} = 25^\circ\text{C}$ unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 250 \mu\text{A}, V_{GS} = 0$	40			V
I_{DSS}	Zero gate voltage drain current ($V_{GS} = 0$)	$V_{DS} = 40 \text{ V}$ $V_{DS} = 40 \text{ V}, T_C = 125^\circ\text{C}$			10 100	μA μA
I_{GSS}	Gate-body leakage current ($V_{DS} = 0$)	$V_{GS} = \pm 16 \text{ V}$			± 200	nA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	1		2.5	V
$R_{DS(\text{on})}$	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 40 \text{ A}$ $V_{GS} = 5 \text{ V}, I_D = 40 \text{ A}$		5.0	6.0 9.0	$\text{m}\Omega$ $\text{m}\Omega$

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss}	Input capacitance					pF
C_{oss}	Output capacitance					pF
C_{rss}	Reverse transfer capacitance	$V_{DS} = 25 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0$	-	2500 560 50		pF
$t_{d(on)}$	Turn-on delay time			7.5		ns
t_r	Rise time	$V_{DD} = 20 \text{ V}, I_D = 40 \text{ A}$ $R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$	-	45		ns
$t_{d(off)}$	Turn-off delay time			45		ns
t_f	Fall time			11		ns
Q_g	Total gate charge			50	70	nC
Q_{gs}	Gate-source charge	$V_{DD} = 20 \text{ V}, I_D = 80 \text{ A},$ $V_{GS} = 10 \text{ V}$ (see)	-	7		nC
Q_{gd}	Gate-drain charge			9.5		nC

Table 6. Source drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{SD} $I_{SDM}^{(1)}$	Source-drain current Source-drain current (pulsed)		-		80 320	A A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 80 \text{ A}, V_{GS} = 0$	-		1.5	V
t_{rr} Q_{rr} I_{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	$I_{SD} = 80 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s},$ $V_{DD} = 20 \text{ V}, T_j = 150^\circ\text{C}$	-	40 55 3		ns nC A

1. Pulse width limited by safe operating area.
2. Pulsed: Pulse duration = 300 μs , duty cycle 1.5%

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area




Figure 3. Thermal impedance




Figure 4. Output characteristics




Figure 5. Transfer characteristics




Figure 6. Static drain-source on-resistance




Figure 7. Normalized B_{VDSS} vs temperature

