

STD7NK30Z, STF7NK30Z STP7NK30Z

N-channel, 300 V, 0.80 Ω , 5 A TO-220, TO-220FP, DPAK
Zener-protected SuperMESH™ Power MOSFET

Features

Type	V _{DSS}	R _{DS(on) max}	I _D	P _w
STF7NK30Z	300 V	< 0.9 Ω	5 A	20 W
STP7NK30Z	300 V	< 0.9 Ω	5 A	50 W
STD7NK30Z	300 V	< 0.9 Ω	5 A	50 W

- 100% avalanche tested
- Extremely high dv/dt capability
- Gate charge minimized
- Very low intrinsic capacitances
- Very good manufacturing repeatability

Applications

- Switching application

Description

The SuperMESH™ series is obtained through an extreme optimization of ST's well established strip-based PowerMESH™ layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage Power MOSFETs including revolutionary MDmesh™ products




Figure 1. Internal schematic diagram




Table 1. Device summary

Order codes	Marking	Package	Packaging
STD7NK30Z	D7NK30Z	DPAK	Tape and reel
STF7NK30Z	F7NK30Z	TO-220FP	Tube
STP7NK30Z	P7NK30Z	TO-220	Tube

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value		Unit
		TO-220, DPAK	TO-220FP	
V_{DS}	Drain-source voltage ($V_{GS} = 0$)	300		V
V_{GS}	Gate- source voltage	± 30		V
I_D	Drain current (continuous) at $T_C = 25\text{ }^\circ\text{C}$	5	5 ⁽¹⁾	A
I_D	Drain current (continuous) at $T_C = 100\text{ }^\circ\text{C}$	3.2	3.2 ⁽¹⁾	A
I_{DM} ⁽²⁾	Drain current (pulsed)	20	20 ⁽¹⁾	A
P_{TOT}	Total dissipation at $T_C = 25\text{ }^\circ\text{C}$	50	20	W
	Derating factor	0.4	0.16	W/ $^\circ\text{C}$
$V_{ESD(G-S)}$	Gate source ESD(HBM-C=100 pF, R=1.5 k Ω)	2800		V
dv/dt ⁽³⁾	Peak diode recovery voltage slope	4.5		V/ns
V_{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t=1 s; $T_C=25\text{ }^\circ\text{C}$)		2500	V
T_j T_{stg}	Operating junction temperature Storage temperature	-55 to 150		V

1. Limited only by maximum temperature allowed
2. Pulse width limited by safe operating area
3. $I_{SD} \leq 5.7\text{ A}$, di/dt $\leq 200\text{ A}/\mu\text{s}$, $V_{DD} = 80\% V_{(BR)DSS}$.

Table 3. Absolute maximum ratings

Symbol	Parameter	Value		Unit
		TO-220, DPAK	TO-220FP	
Rthj-case	Thermal resistance junction-case Max	2.50	6.25	V
Rthj-amb	Thermal resistance junction-ambient Max	62.5		V
T_l	Maximum lead temperature for soldering purpose	300		A

Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit
I_{AR}	Avalanche current, repetitive or not-repetitive (pulse width limited by T_j max)	5	A
E_{AS}	Single pulse avalanche energy (starting $T_j = 25\text{ }^\circ\text{C}$, $I_D = I_{AR}$, $V_{DD} = 50\text{ V}$)	130	mJ

2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Table 5. On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	I _D = 1 mA, V _{GS} = 0	300			V
I _{DSS}	Zero gate voltage drain current (V _{GS} = 0)	V _{DS} = max rating V _{DS} = max rating @ 125 °C			1 50	μA μA
I _{GSS}	Gate-body leakage current (V _{DS} = 0)	V _{GS} = ± 20 V			±10	μA
V _{GS(th)}	Gate threshold voltage	V _{DS} = V _{GS} , I _D = 50 μA	3	3.75	4.5	V
R _{DS(on)}	Static drain-source on resistance	V _{GS} = 10 V, I _D = 2.5 A		0.80	0.90	Ω

Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
g _{fs} ⁽¹⁾	Forward transconductance	V _{DS} = 15 V, I _D = 2.5 A		2.5		S
C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Reverse transfer capacitance	V _{DS} = 25 V, f = 1MHz, V _{GS} = 0		380 74 15		pF pF pF
C _{oss eq.} ⁽²⁾	Equivalent output capacitance	V _{GS} = 0, V _{DS} = 0 to 240 V		30		pF
Q _g Q _{gs} Q _{gd}	Total gate charge Gate-source charge Gate-drain charge	V _{DD} = 240 V, I _D = 7 A, V _{GS} = 10 V		13 4.5 7.6	17	nC nC nC

1. Pulsed: Pulse duration = 300 μs, duty cycle 1.5%.

2. C_{oss eq.} is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}.

Table 7. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 150\text{ V}, I_D = 3.5\text{ A},$ $R_G = 4.7\ \Omega, V_{GS} = 10\text{ V}$		11		ns
t_r	Rise time			25		ns
$t_{d(off)}$	Turn-off-delay time			20		ns
t_f	Fall time			10		ns
$t_{r(Voff)}$	Off-voltage rise time	$V_{DD} = 240\text{ V}, I_D = 7\text{ A},$ $R_G = 4.7\ \Omega, V_{GS} = 10\text{ V}$		8.5		ns
t_f	Fall time			8.5		ns
t_c	Cross-over time			20		ns

Table 8. Source Drain Diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain current				5	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)				20	A
$V_{SD}^{(2)}$	Forward On voltage	$I_{SD} = 5\text{ A}, V_{GS} = 0$			1.6	V
t_{rr}	Reverse recovery time	$I_{SD} = 7\text{ A}, di/dt = 100\text{ A}/\mu\text{s}$ $V_{DD} = 40\text{ V}, T_j = 150\text{ }^\circ\text{C}$		154		ns
Q_{rr}	Reverse recovery charge			716		nC
I_{RRM}	Reverse recovery current			9.3		A

1. Pulse width limited by safe operating area.
2. Pulsed: Pulse duration = 300 μs , duty cycle 1.5%.

Table 9. Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$BV_{GSO}^{(1)}$	Gate-source breakdown voltage	$I_{GS} = \pm 1\text{ mA}$ (open drain)	30			V

1. The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area for TO-220




Figure 3. Thermal impedance for TO-220




Figure 4. Safe operating area for TO-220FP




Figure 5. Thermal impedance for TO-220FP




Figure 6. Output characteristics




Figure 7. Transfer characteristics

