STD30N6LF6AG

Automotive-grade N-channel 60 V, 19 mΩ typ., 24 A STripFET™ F6 Power MOSFET in a DPAK package

Datasheet - production data



Figure 1: Internal schematic diagram



Features

Order code	V_{DS}	$R_{DS(on)}$ max.	I_D	P_{TOT}
STD30N6LF6AG	60 V	25 mΩ	24 A	40 W

- Designed for automotive applications and AEC-Q101 qualified
- Very low on-resistance
- Very low gate charge
- High avalanche ruggedness
- Low gate drive power loss

Applications

- Switching applications

Description

This device is an N-channel Power MOSFET developed using the STripFET™ F6 technology with a new trench gate structure. The resulting Power MOSFET exhibits very low $R_{DS(on)}$ in all packages.

Table 1: Device summary

Order code	Marking	Package	Packing
STD30N6LF6AG	30N6LF6	DPAK	Tape and Reel

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source voltage	60	V
V_{GS}	Gate-source voltage	±20	V
I_D	Drain current (continuous) at T_{case} = 25 °C	24	A
	Drain current (continuous) at T_{case} = 100 °C	17	
I_{DM} (1)	Drain current (pulsed)	96	A
P_{TOT}	Total dissipation at T_{case} = 25 °C	40	W
E_{AS} (2)	Single pulse avalanche energy	130	mJ
T_{stg}	Storage temperature	-55 to 175	°C
T_j	Operating junction temperature		

Notes:

(1) Pulse width is limited by safe operating area.

(2) starting T_j = 25 °C, I_D = 24 A, V_{DD} = 43.5 V.

Table 3: Thermal data

Symbol	Parameter	Value	Unit
$R_{thj\text{-}case}$	Thermal resistance junction-case	3.75	°C/W
$R_{thj\text{-}pcb}$ (1)	Thermal resistance junction-pcb	35	

Notes:

(1) When mounted on a 1-inch² FR-4 board, 2 oz Cu.

2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Table 4: Static

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	V_{GS} = 0 V, I_D = 250 µA	60			V
I_{DSS}	Zero gate voltage drain current	V_{GS} = 0 V, V_{DS} = 60 V			1	µA
		V_{GS} = 0 V, V_{DS} = 60 V, T_{case} = 125 °C			100	
I_{GSS}	Gate-body leakage current	V_{DS} = 0 V, V_{GS} = ±20 V			±100	nA
$V_{GS(th)}$	Gate threshold voltage	V_{DS} = V_{GS}, I_D = 250 µA	1		2.5	V
$R_{DS(on)}$	Static drain-source on-resistance	V_{GS} = 10 V, I_D = 12 A		19	25	mΩ
		V_{GS} = 4.5 V, I_D = 12 A		24	30	

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss}	Input capacitance	V_{DS} = 25 V, f = 1 MHz, V_{GS} = 0 V	-	1320	-	pF
C_{oss}	Output capacitance		-	88.5	-	
C_{rss}	Reverse transfer capacitance		-	58	-	
Q_g	Total gate charge	V_{DD} = 30 V, I_D = 24 A, V_{GS} = 10 V (see	-	26	-	nC
Q_{gs}	Gate-source charge		-	6	-	
Q_{gd}	Gate-drain charge		-	3.3	-	

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	V_{DD} = 30 V, I_D = 12 A, R_G = 4.7 Ω, V_{GS} = 10 V (see	-	10	-	ns
t_r	Rise time		-	19	-	
$t_{d(off)}$	Turn-off delay time		-	56	-	
t_f	Fall time		-	7	-	

Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain current		-		24	A
I_{SDM}(1)	Source-drain current (pulsed)		-		96	A
V_{SD}(2)	Forward on voltage	V_{GS} = 0 V, I_{SD} = 24 A	-		1.3	V
t_{rr}	Reverse recovery time	I_{SD} = 24 A, di/dt = 100 A/µs, V_{DD} = 48 V, T_J = 150 °C (see	-	22.4		ns
Q_{rr}	Reverse recovery charge		-	22.2		nC
I_{RRM}	Reverse recovery current		-	2		A

Notes:

(1) Current is limited by package.

(2) Pulse test: pulse duration = 300 µs, duty cycle 1.5%.

2.1 Electrical characteristics (curves)

Figure 2: Safe operating area



Figure 3: Thermal impedance



Figure 4: Output characteristics



Figure 5: Transfer characteristics



Figure 6: Gate charge vs gate-source voltage



Figure 7: Static drain-source on-resistance