


N-Channel Enhancement Mode Field Effect Transistor

FEATURES

- 30V, 36A , $R_{DS(ON)} = 15m\Omega$ @ $V_{GS} = 10V$.
 $R_{DS(ON)} = 22m\Omega$ @ $V_{GS} = 4.5V$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- Lead free product is acquired.
- TO-251 & TO-252 package.



ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ C$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	36	A
Drain Current-Pulsed ^a	I_{DM}	144	A
Maximum Power Dissipation @ $T_C = 25^\circ C$ - Derate above $25^\circ C$	P_D	33 0.26	W W/ $^\circ C$
Operating and Store Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ C$

Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	3.8	$^\circ C/W$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	50	$^\circ C/W$

CED3120/CEU3120

Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_{\text{D}} = 250\mu\text{A}$	30			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 30\text{V}, V_{\text{GS}} = 0\text{V}$			1	μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
On Characteristics^c						
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{GS}} = V_{\text{DS}}, I_{\text{D}} = 250\mu\text{A}$	1		3	V
Static Drain-Source	$R_{\text{DS(on)}}$	$V_{\text{GS}} = 10\text{V}, I_{\text{D}} = 36\text{A}$		12	15	$\text{m}\Omega$
On-Resistance		$V_{\text{GS}} = 4.5\text{V}, I_{\text{D}} = 29\text{A}$		17	22	$\text{m}\Omega$
Dynamic Characteristics^d						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 15\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		960		pF
Output Capacitance	C_{oss}			160		pF
Reverse Transfer Capacitance	C_{rss}			80		pF
Switching Characteristics^d						
Turn-On Delay Time	$t_{\text{d(on)}}$	$V_{\text{DD}} = 15\text{V}, I_{\text{D}} = 10\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 0.3\Omega$		14	28	ns
Turn-On Rise Time	t_{r}			3.3	6.6	ns
Turn-Off Delay Time	$t_{\text{d(off)}}$			31	62	ns
Turn-Off Fall Time	t_{f}			7	14	ns
Total Gate Charge	Q_{g}	$V_{\text{DS}} = 15\text{V}, I_{\text{D}} = 36\text{A}, V_{\text{GS}} = 10\text{V}$		13.3	17.7	nC
Gate-Source Charge	Q_{gs}			2.7		nC
Gate-Drain Charge	Q_{gd}			1.1		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current ^b	I_{s}				36	A
Drain-Source Diode Forward Voltage ^c	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_{\text{s}} = 36\text{A}$			1.3	V

Notes :

a.Repetitive Rating : Pulse width limited by maximum junction temperature.

b.Surface Mounted on FR4 Board, $t \leq 10$ sec.

c.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.

d.Guaranteed by design, not subject to production testing.

CED3120/CEU3120




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current

CED3120/CEU3120




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve