


- ▼ Lower Gate Charge
- ▼ Simple Drive Requirement
- ▼ Fast Switching Characteristic





$BV_{DSS}$	40V
$R_{DS(ON)}$	32m $\Omega$
$I_D$	20A

## Description

Advanced Power MOSFETs from APEC provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-252 package is widely preferred for commercial-industrial surface mount applications and suited for low voltage applications. The through-hole version (AP9465BGJ) are available for low-profile applications.



## Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
$V_{DS}$	Drain-Source Voltage	40	V
$V_{GS}$	Gate-Source Voltage	+20	V
$I_D@T_C=25^\circ\text{C}$	Continuous Drain Current	20	A
$I_D@T_C=100^\circ\text{C}$	Continuous Drain Current	12	A
$I_{DM}$	Pulsed Drain Current <sup>1</sup>	60	A
$P_D@T_C=25^\circ\text{C}$	Total Power Dissipation	20.8	W
	Linear Derating Factor	0.17	W/ $^\circ\text{C}$
$T_{STG}$	Storage Temperature Range	-55 to 150	$^\circ\text{C}$
$T_J$	Operating Junction Temperature Range	-55 to 150	$^\circ\text{C}$

## Thermal Data

Symbol	Parameter	Value	Units
Rthj-c	Maximum Thermal Resistance, Junction-case	6.0	$^\circ\text{C}/\text{W}$
Rthj-a	Maximum Thermal Resistance, Junction-ambient (PCB mount) <sup>3</sup>	62.5	$^\circ\text{C}/\text{W}$
Rthj-a	Maximum Thermal Resistance, Junction-ambient	110	$^\circ\text{C}/\text{W}$

# AP9465BGH/J

## Electrical Characteristics @T<sub>j</sub>=25°C(unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250uA	40	-	-	V
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance <sup>2</sup>	V <sub>GS</sub> =10V, I <sub>D</sub> =12A	-	-	32	mΩ
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =8A	-	-	45	mΩ
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250uA	1	-	3	V
g <sub>fs</sub>	Forward Transconductance	V <sub>DS</sub> =10V, I <sub>D</sub> =12A	-	15	-	S
I <sub>DSS</sub>	Drain-Source Leakage Current	V <sub>DS</sub> =40V, V <sub>GS</sub> =0V	-	-	10	uA
	Drain-Source Leakage Current (T <sub>j</sub> =125°C)	V <sub>DS</sub> =32V, V <sub>GS</sub> =0V	-	-	250	uA
I <sub>GSS</sub>	Gate-Source Leakage	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	-	-	±100	nA
Q <sub>g</sub>	Total Gate Charge <sup>2</sup>	I <sub>D</sub> =12A	-	6.6	11	nC
Q <sub>gs</sub>	Gate-Source Charge	V <sub>DS</sub> =32V	-	1.5	-	nC
Q <sub>gd</sub>	Gate-Drain ("Miller") Charge	V <sub>GS</sub> =4.5V	-	4	-	nC
t <sub>d(on)</sub>	Turn-on Delay Time <sup>2</sup>	V <sub>DS</sub> =20V	-	4.7	-	ns
t <sub>r</sub>	Rise Time	I <sub>D</sub> =12A	-	23	-	ns
t <sub>d(off)</sub>	Turn-off Delay Time	R <sub>G</sub> =3.3Ω, V <sub>GS</sub> =10V	-	16	-	ns
t <sub>f</sub>	Fall Time	R <sub>D</sub> =1.67Ω	-	3	-	ns
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V	-	450	720	pF
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> =25V	-	70	-	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	f=1.0MHz	-	50	-	pF

## Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V <sub>SD</sub>	Forward On Voltage <sup>2</sup>	I <sub>S</sub> =12A, V <sub>GS</sub> =0V	-	-	1.2	V
t <sub>rr</sub>	Reverse Recovery Time <sup>2</sup>	I <sub>S</sub> =12A, V <sub>GS</sub> =0V,	-	19	-	ns
Q <sub>rr</sub>	Reverse Recovery Charge	dI/dt=100A/μs	-	11	-	nC

### Notes:

- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse test
- 3.Surface mounted on 1 in<sup>2</sup> copper pad of FR4 board




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Transfer Characteristics




Fig 12. Gate Charge Waveform